Pore tunability, consistency
In the last month, we’ve run several sets of 15 nm pnc-Si wafers over a range of RTP temperatures. Below is a chart that illustrates the current pore size control we have by tuning annealing temp. The 900 C, 950 C, and 1000 C samples were from wafers SC 231, SC 314, and SC 316,…