Wafer 416-T
Wafer 416-T is a TEOS wafer annealed at 900 C. Pinhole density is relatively low.
left: (1,0) @ 35kx; right (0,4) @ 35kx
left: (1,0) @ 50kx; right (0,4) @ 50kx
Similar Posts
ICNMM Presentation
ByAslanPresentation2 IMG_ 5090IMG_5090
Carbon 'nanorings' inside our pores?
I had some old carbonized samples kicking around and decided to do some high res TEM yesterday to see what a completely occluded pore looked like. Below is an image showing a blocked pore and adjacent Si nanocrystal. Inside the pore, you can see concentric “rings” of carbon atoms i.e. graphene sheets? Here is a…
Updated: 25-40-25 nm OSO SEPCONS
We created a 25-40-25 OSO stack with a SEPCON pattern. RTP at 1050 C 100 C/s 60 s. The following images show a comparison between the STEM detector and the SEM detector, and then a couple more images at 100 kx and 50 kx. I calculated a porosity of ~6.5 %, and…
Control of DNA Capture by Nanofluidic Transistors
This lovely paper: 121025 – ACSnano fluidic transistor pore details the creation of a “nanofluidic transistor”. In essence, by changing the charge on the (metallized) membrane from 0V to 500V, the group can completely stop the transport of DNA molecules (which are driven across the membrane via electrophoresis) or allow them to pass. The membrane is an…
Protected: SERS Measurements on 150C, 250C, 350C 1236 npMgF2
Sorry, but you do not have permission to view this content.
Production from 12.06.2007
This week’s production included wafers of antimony (Sb) and phosphorus (P) doping. Process parameters The deposition heater was re-brazed prior to this deposition. We were concerned with the original brazing job because there were areas with “globs” of material and cracks in the solder. The new braze covers most of the surface, and although is…